Knowledge Network Node

High-Speed High-Resolution Data Conversion System

Cao Xiaoqiu, Li Nan, Zhang Jing, Ma Xiang (College of Electronic and Control Engineering of Beijing University of Technology, Beijing 100022 China)

Abstract: This paper discusses the design method about high-speed high-resolution data conversion system, and analyzes the high-speed high-resolution data conversion system based on two step pipeline model in detail, especially stresses the function of each part and the thing which should be paid attention when selecting the chip. The system’s sampling rate is 17.12MHz, resolution is 18bit. 
Keywords：

High-Speed; High-Resolution; ADC; DAC;

Conference Name：

2004全国测控、计量与仪器仪表学术年会

Conference Time：

2004-09

Conference Place：

中国安徽黄山

  • Series：

    (I) Electronic Technology ＆ Information Science

  • Subject：

    Automation Technology

  • Classification Code：

    TP274.2

Download the mobile appuse the app to scan this coderead the article.

Tips: Please download CAJViewer to view CAJ format full text.

Download: 58 Page: 249-253 Pagecount: 5 Size: 195k

Related Literature
  • Similar Article
  • Reader Recommendation
  • Associated Author